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Section ?
INTRODUCTION
This vo!ume describes the major silicon-gate CMOS /SOS processes. Sapphire
substrate preparation Is also discussed, .;s well as each of the following process
variations:
1. Double epi process
2. Ion Implantation
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Section II
GENERAL
In the silicon-gate CAIOS/SOS processi^g, the enhancement-mode transistors are
fabricated in 0.0-µm thick ieolated epi-islands of p-type and n-type single-crystal
film on sapphire wafer. Tile opt-islands are provided by a two-step heteroepitaxial
growth process or by implanting p-type and n-type dopant ions on a single-layer
Intrinsic epi-film. The flow diagram and cross-sectional view of the silicon-gate
CAmS/SOS process are shown in figs. 1 and 2.
The silicon is grown by the pyrolysis of silan q in a multiwafer system on the face
of polished sapphire substrates. The gate insulator of both devices I ; 1000 A of
thermally grown silicon dioxide. The polycrystalline silicon is depo sited undoped by
the pyrolysis of silane, and is subsequently doped using boron-doped oxide. Conse-
quently, the silicon-gate ;electrodes of both n- and p-channel transistors are doped
p-type. The source and drain areas are doped using boron- and phospnorus-doped
oxides for the p-type and n-type transistors, respectively. The source-drain diffusion
takes place in a single high-temperature step. The process is completed by opening
contact holes and then evaporating approximately 1-µm thick aluminum for intercon-
nection. A more detailed description of these provessing steps is presented in
Table 1,
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Fig. 1. Flow chart of silicon-gate CMOS/SOS process.
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TABLE 1. PROCESS SEQUENCE FOR SILICON-GATE CMOS/SOS (Double-Epi
t!
i
A. Sapphire Wafer G7. Diffuse p++ into gate
Al. Incoming inspection G8. Etch oxide
A2. Sapphire clean G9. Etch silicon, visual insprct
A3. Pre-deposition anneal G10. Etch oxide, visual inspeect
A4. Sapphire inspection H. N+ Diffusion
B. Silicon-Film Deposition 1 Iii. Standard clean
131. Deposit p-type silicon film I-12, Deposit n+ doped oxide
B2. Visual inspection H3. Drive-in control wafer
B3. Evaluate resistivity H4. Cheek resistivity
B4. Measure thickness variation 115. Photoresist, mask #4
C. P-Island II6. Etch oxide, visual Inspect
Cl. Standard clean H7. Remove photoresist
C2, Grow silicon dioxide I. P+ Diffusion
C3. Photoresist, mask #1 I1. Standard clean
C4. Etch oxide, visual inspect 12. Dnnosit p+ doped oxide and
C5. Remove photoresist fiel{f oxide
C6. Etch silicon, Inspect I3. Standard clean
D. Silicon-Film Deposition 2 I4. Drive-in control wafers
D1. Standard clean I5. Check resistivity
D2. Deposit n-type silicon film I6. Standard clean
D3. Visual inspection I7. Diffuse
D4. Film evaluation J. Contact
E. N-Island Jl. Photoresist, mask #5
El. Standard clean J2. Etch oxide, visual inspect
E2. Grow silicon dioxide J3. Remove photoresist
E3. Photoresist, mask #2 K. Metallization
E4. Etch oxide, visual inspect Kl. Standard clean
E5. Remove photoresist K2. Deposit aluminum
E6. Etch silicon, visual inspect K3. Check thickness
E7. Etch oxide K4. C-V test
F. Channel Oxide/Polysilieon Deposition K5. Photoresist, music #6
Fi. Standard clean K6. Etch metal, visual inspect
F2. Grow channel oxide K7. Remove photoresist
F3. Deposit polysilicon L. Bond Pad
G. Polysilieon Definition Ll. Standard clean
G1. Standard clean L2. Deposit oxide
G2. Deposit p++ doped oxide L3. Alloy aluminum
G3. Drive-in control wafer, L4. Photoresist, mask #7
check RS L5. Etch oxide, visual Inspect
G4. Photoresist, mask #3 L6. Remove photoresist
G5. r6tch oxide, visual inspect M. Wafer Map
G6. Standard clean N. Circuit Probe
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Section III
SAPPHIRE SUBSTRATES
The process sequence involved in the materials aspect of the fabrication of SOS
devices is shown in Fig. 3. The problems associated with these steps, from a manu-
facturing point of view, are of varying degrees of seriousness. These problems and
their solutions are discussed below.
A. INCOMING INSPECTION
The incoming sapphire substrate Inspection deals almost wholly with mechanical
and crystallographic parameters. This is to be contrasted with bulk silicon, where
electrical properties such as carrier concentration, mobility, and lifetime are of prime
Importance. Sapphire Is checked for surface finish and crystallographic orientation.
1. Surface Finish
This is of critical importance for epiWdal silicon quality and has a major
Impact on silicon resistivity control. Surface scratches will introduce various orienta-
tions of the silicon layer, thereby reducing the carrier mobility. The inspection method
;or sarface finish which has been found to be readily applicable is a visual inspection
ander point-sours i Illumination with a dark background. This has proved effective in re-
jecting badly scratched wafers. During the predeposition anneal, these regions are
attacked more rapidly than the surrounding area. Cracks and the edge-chips are easily
checked under a microscope. The surface damage due to polishing (mainly scratches
whlrh are not completely removed by a subsequent polishing) and dislocation density
can Iy;! determined by an etching technique similar to the Sirtl etch technique used for
bulls sflicon, However- this technique is applied only on a sample basis because it is
destructive.
2. Crystallographic Orientation
Single-crystal silicon of (100) orientation is obtained during epitaxy only
If the substrate is oriented close to (1T02). The single-crystal silicon can be obtained
with misorientation as large as 3% The purchase specification calls for wafers to be
cut within 1 0 , which is a realistic limit on the measurement accuracy obtainable with the
simple X-ray diffraction patterns.
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Fig, 3. Flow chart of silicon depositions on sapphire substrates.
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I1. CLEANING
The predeposltion cleaning of the sapphire substrate is one of the most important
procedures for achieving successful epitaxial growth for device fabrication. The sub-
strates are individually scrubbed with a scrubber and followed by boiling in a standard
acid cleaning soluti)n.
C. PREDEPOSMON ANNEAL
The purpose of the anneal stop is to remove the last vestiges of work damage
introduced into the sapphire surface during the polishing operation, it Is required be-
cause the quality of the substrate surface controls We quality of the epitavial silicon films.
Nucleation occurs preferentially on scratches, while the presence of work damage on the
substrate surface presents a non-perfect lattice to the depositing atoms, resulting In
films with poor crystallinity. Therefore, removal of the work damage introduced by the
lapping-polishing operation Is extremely important.
8
Section IV
SILICON EPPPAXY
A. DEPOSITION
The epitaxial silicon-on-sapphire films are usually deposited in the dual chamber
of the vertical AMV-1200 RF reactor in hydrogen by the pyrolysis of silane. Deposi-
tions are rigorously controlled by a mass-flo,v meter in the custom-design gas-control
panel. The effects of gas flow on the film uniformity can be optimized by observing
the interference patterns in the films using the ultraviolet light.
B. FILM EVALUATION
The silicon films are evaluated by making Van de Pauw, Hall, and resistivity
measurements, all done nondestructively. These measurements appear to be reasonably
reliable (within a factor of two) for the case of medium and highly doped films. For
more lightly doped films, extrapolations of deposition time and/or dopant concentration
in the reaction chamber are used.
On 2-1/4-inch diameter sapphire wafers, a thickness variation of 1500 A
for 0. G-µm thick silicon film is routinely obtained. If intrinsic silicon films are
deposited for the ion-implantation process, the silane source should be extremely pure.
It is extremely difficult to evaluate the electrical characteristics of intrinsic films.
9
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Section V
EPI-ISLAND PREPARATION
The silicon-gate CMOS/SOS "stanaard" process requires two epi-islands (n-channel
and p-channel). The range of the impurity concentrations of epi-film islands are 1.0
x 1011 to 5 x 10 15 cm-3 of boron and phosphorus. The islands can be prepared in two
ways: two-step
 epi-deposition n•ith in-situ doping (double-epi process) and one-step
epi-deposition with ion-implantation (I2 process). Exfvemely careful doping control is
needed in the double-epi process, because the doping levels are very light and the circuit
performance is critically dependent rtpon them. '.)no advantage of applying ion implan-
tation to the CMOS/SOS process is that the very light epitaxial doping is uniform across
the wafer and reproducible from run to run. Several other important advantages of ion-
implantation are; (1) It requires only one epitaxial film growth. The film can be
intrinsic and requires no impurity doping during the deposition cycle. Therefore,
the same starting SOS wafers can be used for various processes; (2) Both n- and
p-islands can be defined with one mask, thereby eliminating a critical photoresist and
etching step and allowing closer spacing of the islands.
A. DOUBLE-EPJ PROCESS
The double-epi process requires two successive epitaxial depositions (p- and
n-type) and two photoresist and etching steps to define epi-islands. Figure 4 outlines
the processing sequence for preparing the epi-islands. A more detailed description
of the preparation of epi-islands can be found in Table 1.
P -	 B. ION-IMPLANTATION PROCESS
Following the writing of the original text of this report, the single-epi single-fon-
implant self-aligned silicon-gate CMOS/SOS process (called the I 2
 (N/N) process) has
become the primary one used by the RCA Solid State Technology Center. For com-
nt,teness, the two basic ion-implanting techniques (single, I 2 , and double, 2I2 , im-
pilU:ting) will be described. However, special attention will be given to the I2(N/N)
process description.
The intrinsic SOS film is grown in the standard manner with no additional doping.
A thermal oxide is grown and is etched using a single mask to form the device islands for
both n- and p-channel transistors. The epi-islands are etched, using the thermal oxides
as an etch mask. One island is shielded from implanting ions by a photoresist film. By
selecting a proper shield-mask (or well-mask) and ion species, various combinations
of processes are possible. The n-channel island may be left intrinsic (I), implanted
SAPPHIRE
&^3
S^APPHIRE
SAPPIIIHE
SAPPHIRE
p-TYPE S'JCUN 	 n-TYPE SILICON	 THERMAL S102
Fig. 4. F.pi-island preparation using double-epi process. The processing se-
quence for preparing the p-type and n-type silicon islands is shown.
with p--rape tons (P), or implanted with n-type ions and then compensated with p.-type
Ions (NP), resulting in net p-type. A similar implantation scheme is applied to the
p-channel island.
Two basic approaches that utilize the ion implanting technique are the single
ion-implant (1I2 or I2 ) and double ion-implant (21 2 ). Both approaches are possible
alternatives to the double-epi process. The four processes most routinely using ion-
implantation are I 2 (I/N), I2 (N/N), 2I2 !P/N), and 2I2 (NP/N). The cross-sectional views
of the above four processes are shown in Figs. 5 and G.
1. I2 (I/N) Process
The intrinsic SOS film is grown and an implant-photoresist step is followed
by the definition of epi-islands. In the implant-photoresist step, the oxide etching on the
p-channel island Is followed by an ion implantation step using phosphorus as the dopant.
The oxide and photoresist films left on the n-channel island are used to shield the
phosphorus ions. See Fig. 5a. After stripping the photoresist and removing the
oxide, the 1000 A channel oxide is grown. At this point, the n-channel is intrinsic (I)
and the p-channel island is n-type (N). Therefore, the single implant process is named
I2 (I/N) process.
Next the standard process is applied to complete the device fabrication.
See Table 1.
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2. I2 (N/N) Process
The above mentioned single ion implanted I2 (I/N) process is satisfactory for
low-voltage circuits. However, it takes two photoresist steps: (1) Define the islands
for the n and p transistors, and (2) Define and separate the n-transistors from the
phosphorus implant. A single photoresist step can be used either (a) By implanting
phosphorus over the entire surface of the intrinsic film and then defining the epi-islands
or (b) By defining the intrinsic islands and then implanting the phosphorus. Figure orb
Illustrates approach (a). With either approach, both islands have identical concentra-
tions and are the same type (N/N).
A single-epi single-ion-implant self-aligned silicon-gate CMO3/SOS process,
(called the I2 (N/N) process) is the primary one used by the RCA Solid State Technology
Center. This process requires only six photolithographic steps:
Mask No.	 Description
1	 Both Islands
2	 Polysilicon
3	 N* Diffusion
4	 Contact Opening
5	 Aluminum
G	 Protective Layer
The enhancement-mode transistors are fabricated in 0. C X0.1 ym thick isolated
silicon epi-islands. The epi-islands are prepared by single-ion implantation with
phosphorus on intrinsic epi-film. The flow diagram for this process is covered in
Fig. 1. A dross-sectional view of the I2 (N/N) process is shown in Fig, 7.
The silicon is grown by the pyrolysis of silane (St1I4) on the face of polished
(1102) sapphire substrates. Phosphorus (n-type) is implanted over the entire surface
of intrinsic film. The implantation condition Is:
Source: phosphorus
Energy: 150 keV
Dose: 1.4 x 1011/cm2
Both islands are then defined by a single photolithographic step. With this approach
both islands 'have identical concentration and are of the same type.
Even though the substrate of the n-transistor is n-type, circuitwise it is an
enhancement-mode device dun to the work function of the p +
 polysilicon gate.
H,
"•	 14
P.RL.:.Tn.^
	 .+srv,l:k'^.Hfn`F,a^`Ak}LMxi. n.y,,.H ....... ......... _._. ..	
_	
o. 3^
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SAPPHIRE
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POLYCRYStALLINE SILICON
N-	 (MASK 2)
	 N-
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PHOSPHORUS COPED OXIDE	 BORON DOPED OXIDE
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Fig. 7, I2 (N/N) CMOS/SOS silicon-gate process flowchart.
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The gate insulator of both devices is 1100 A :5 R of thermally grown silicon
dioxide. The 5000 A :500 A of polysilicon is deposited undoped by the pyrolysis of
silane, and is subsequently doped using boron-doped oxide. Consequently, the silicon-
gate electrodes of both n- and p-channel transistors are doped p-type. The source
and drain areas are doped using boron- and phosphorus-doped oxides for the p-type
and n-type transistors, respectively. The source-drain diffusion takes place in a
single high-temperature step. The process is completed by opening contact holes and
then evaporating 1, 2 : 0, 2 pm thick aluminum for interconnection. A more detailed
description of these processing steps is presented in Table 2, and an actual lot card
is presented in Pig. 8,
3, 2I2 (P/N) Process
The single implantation (I 2) processes described previously are essentially
low-threshold-voltage processes. To increase both the temperature range and radia-
tion resistance, it is desirable to increase the threshold voltage of n-transistors. This
can be acltleved by a double implant process (2I2).
The same Intrinsic SOS films can be used for a double implant process; I. e.,
both epi-islands are etched using the same photoresist step during the phosphorus ion
implant operation. Similarly, p-transistor islands are shielded, using a third photo-
resist step, fromthe boron ion implant operation. The photoresist and oxide are
removed, and the "standard" processing continues. Figure 5a Illustrates this approach.
The standard process is applied to complete the process,
4, 2I2 (NP/N) Process
The above mentioned 2I2 (P/N) process gives the best control over both
channels; however, it requires three photoresist steps to prepare the epi-island. One
photoresist step can be eliminated by implanting phosphorus over the entire surface of
the SOS wafer, defining the islands, and then implanting boron on n-transistor islands
by shielding the n-channel islands with photoresist, See Fig. 0b, The n-transistor
islands are exposed to two implantations, n-type and p-.ype (NP), resulting in a net
p-type impurity.
The standard process is applied to complete the process,
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TABLE 2. PROCESS SEQUENCE OF SILICON-CATE CMOS/SOS I 2 (N/N) PROCESS
A. Sapphire Wafer
1. Incoming inspection
2. Sapphire clean
3. Pre-deposition anneal
4. Sapphire inspection
B. Silicon-Film Deposition
1. Deposit intrinsic silicon film (0.6 pm =0.1 pm)
2. Visual inspection
8. Evaluate resistivity
4. Measure thicimess variation
C. Phosphorus Implantation
1. Implant phosphorus
2. E = 150 1ceV, Dose = 1.4 x 1011 ions/cm2
D. Both Islands
1. Standard clean
2. Grow silicon dioxide (15 min steam at 940°C)
3. Photoresist mask #1
4. Etch oxide, visual inspection
5. Remove photoresist
6. Etch silicon (KOH-alcohol), visual inspection
7. Etch oxide (5 min Buff-HF)
E. Channel Oxide/Polysilicon Deposition
1. Standard clean
2. Grow channel oxide (25-30 min HCl-steam at 940°C)a	 o
3. Deposit polysilicon (5000 A tL500 A)
F. Pc
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
lysilicon Diffusion/Definition
Standard clean
Deposit p4+ doped oxide 0 (800 A t50 A)0
Deposit cap oxide (2000 A X200 A)
Drive-in control wafer (15 min N2 at 1050°C)
Check Rs
Photoresist mask #2
Etch oxide (Buff-HF), visual inspection
Standard clean
Diffuse p'o'i- into gate (15 min N2 at 1050°C)
Etch oxide (1 min HF)
Etch silicon (KOH-alcohol), visual inspection
Etch oxide, visual inspection
17
L'.
TABLE 2, PROCESS SEQUENCE OR SILICON-GATE CMOS/SOS
I2 (N/N) PROCESS (cont.)
G. n t Diffusion
1. Standard clean
2. Deposit n'^ doped oxide (500 A t50 A)
3. Deposit cap oxide (1200 A X100 A)
4. Drive-in control wafer (15 min N 2 at 1050°C)
5. Check Rs
6. Photoresist mask #3
7. Etch oxide (Buff-11F), visual inspection
8. Remove Photoresist
H. p^ Diffusion
1. Standard clean
2. Deposit pl. doped oxide (1000 A f100 A)
3, Deposit field oxide (6000 X X500 A)
.1, Standard clean
5. Drive-in control wafers (15 min N 2 at 1050°C)
6. Check Rs
7, Standard clean
S. Diffuse (15 min N2 at 1050°C)
I, Contact
1. Photoresist mask #4
2, Etch oxide (Buff-HF),, visual inspection
3. Remove photoresist
J. Metallization
1. Pre-metal clean
Standard clean, 50:1 (H2O:HF) dip
2. Deposit aluminum (1.2 µm t0.2 µm)
3. Check thickness
4. C-V test
5. Photoresist mask #5
6. Etch metal, visual inspection
7. Remove photoresist
K. Bond Pad
1, Standard clean
X	
.
2. Deposit protective oxide (6000 A 1500 A)
3, Alloy aluminum (15 min FG at 450°C)
4. Photoresist mask #6
5. Etch oxide (Buff-I1F, IIAC), visual inspection
6. Remove photoresist
L. Wafer Map
M. Circuit Probe
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Section VI
CONCLUSION
The major silicon-gate CMOS/SOS processes available at the RCA Solid State
Technology Center have been described. It was noted that since the time of the
original writing of this report the single-epi, single-ion-implant, self-aligned silicon-
gate CMOS/SOS process (called the IZ (N/N) process) has become the primary one
used by the RCA Solid State Technology Center.
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